1. Levinson, H. J., & Arnold, W. H. (1997). Optical lithography. In P. Rai-Choudury (Ed.), Handbook of microlithography, micromachining, and microfabrication. Bellingham, WA: SPIE-International Society for Optical Engineering.
2. International Technology Roadmap for Semiconductors. (2011). San Jose, CA: Semiconductor Industry Association.
3. Tritchkov, A., Jeong, S., & Kenyon, C. (2005). Lithography enabling for the 65 nm node gate layer patterning with alternating PSM. Proceedings of SPIE,
5754, 215–225.
4. Maenhoudt, M., Versluijs, J., Struyf, H., Olmen, J., & Hove, M. (2005). Double patterning scheme for sub-0.25 k1 single damascene structures at NA = 0.75, λ = 193 nm. Proceedings of SPIE,
5754, 1508–1518.
5. Choi, Y. K., Lindert, N., Xuan, P., Tang, S., & Ha, D., et al. (2001). Sub-20 nm CMOS FinFET Technologies. In Proceedings of 47th IEEE International Electron Devices Meeting Technical Digest, (pp. 421–424).