Author:
Beck Gary R.,Yen David W. L.,Anderson Thomas L.
Reference19 articles.
1. American National Standards. 1985. ANSI/IEEE standard 754–1885 for binary floating-point arithmetic. American National Standards Institute, IEEE Comp. Soc. Press, Los Alamitos, CA.
2. Briggs, F.A., and Davidson, E.S. 1977. Organization of semiconductor memories for parallel-pipelined processors.
IEEE Trans. Comps.C-25(Feb.):162–169.
3. Charlesworth, A.E. 1981. An approach to scientific array processing: The architectural design of the AP-120B/FPS-164 family.IEEE Comp.14, 9:18–27.
4. Colwell, R.P., Nix, R.P., O’Donnell, J.J., Papworth, D.B., and Rodman, P.K. 1988. A VLIW architecture for a trace scheduling compiler. IEEE Trans. Comps.,C-37, 8 (Aug.):967–979.
5. Colwell, R.P., Hall, W.E., Joshi, C.S., Papworth, D.B., Rodman, P.K., and Tornes, J.E. 1990. Architecture and implementation of a VLIW supercomputer. InProc.
Supercomputing ‘80(Nov.), pp. 910–919.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献