1. J.L. Burns, A.R. Newton, Efficient Constraint Generation for Hierarchical Compaction, IEEE International Conference on Computer Design, pp. 197–200, Oct. 1987.
2. J.L. Burns, J A. Feldman, C5M – A Control-Logic Layout Synthesis System for High-Performance Microprocessors, IEEE Trans. on CAD of Integrated Circuits and Systems, Vol. 17, No. 1, 1998, pp. 14–13.
3. G. Klau and P. Mutzel, Optimal compaction of orthogonal grid drawings, Lecture Notes in Computer Science: Integer Programming and Combinatorial Optimization, Vol. 1610, pp 304–319, Springer, 1999.
4. T. Lengauer, On the solution of inequality systems relevant to IC-layout, Journal of Algorithms, Vol. 5, No. 3, 1984, pp. 408–421.
5. T. Lengaur, Combinatorial Algorithms for Integrated Circuit Layout, Chapter 10: Compaction, pp. 579–643, John Wiley, 1990.