Author:
Moiseev Konstantin,Kolodny Avinoam,Wimer Shmuel
Reference31 articles.
1. Adler, Victor, and Eby G. Friedman. “Repeater design to reduce delay and power in resistive interconnect.” Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on 45.5 (1998): 607–616.
2. Yoni Aizik, Avinoam Kolodny: Finding the Energy Efficient Curve: Gate Sizing for Minimum Power under Delay Constraints. VLSI Design (2011).
3. Amrutur, Bharadwaj S., and Mark A. Horowitz. "Fast low-power decoders for RAMs." Solid-State Circuits, IEEE Journal of 36.10 (2001): 1506–1515.
4. H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. Reading, MA: Addison-Wesley, 1990.
5. K. Banerjee and A. Mehrotra, “A power-optimal repeater insertion methodology for global interconnects in nanometer designs,” IEEE Trans. Electron Devices, vol. 49, pp. 2001–2007, Nov. 2002.