1. International Technology Roadmap of Semiconductors, 2007. (available at
http://www.itrs.net
).
2. M. Khare, et al., “A high performance 90 nm SOI technology with 0.992μm2 6T-SRAM cell,” IEDM Tech. Dig., pp. 407–410, 2002.
3. R. A. Chapman, et al., “High performance sub-half micron CMOS using rapid thermal processing,” IEDM Tech. Dig., pp. 101–104, 1991.
4. Y. Taur, et al., “High performance 0.1 μm CMOS devices with 1.5 V power supply,” IEDM Tech. Dig., pp. 127–130, 1993.
5. M. Rodder, Q. Z. Hong, M. Nandakumar, S. Aur, J. C. Hu, and I. C. Chen, “A sub-0.18 μm gate length CMOS technology for high performance (1.5 V) and low power (1.0 V),” IEDM Tech. Dig., pp. 563–566, 1996.