1. International Technology Roadmap of Semiconductors, 2007. (available at
http://www.itrs.net
)
2. “BSIM4 Manual,” University of California, Berkeley, 2005.
3. Y. Cao, T. Sato, M. Orshansky, D. Sylvester, and C. Hu, “New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation,” CICC, pp. 201–204, 2000.
4. D. Boning and S. Nassif, “Models of process variations in device and interconnect,” Design of High-Peformance Microprocessor Circuits, Chapter 6, pp. 98–115, IEEE Press, 2000.
5. M. Miyama, S. Kamohara, M. Hiraki, K. Onozawa, and H. Kunitomo, “Pre-silicon parameter generation methodology using BSIM3 for circuit performance-oriented device optimization,” IEEE Trans. Semiconductor Manufacturing, vol. 14, no. 2, pp. 134–142, May 2001.