1. M. Kinugawa, “TFT Cell Technology for High Density SRAMs,” Electrochem. Soc. Proc. Thin Film Transistor Technologies, 92–24, 145–153, 1992.
2. K. S. Son, H. K. Yoon, Y. J. Lee, S. J. Ahn, and D. M. Kim, “Stress effect on the reliability of pMOS TFTs for 16 Mb SRAM: DC stress at room and elevated temperatures,” Jpn. J. Appl. Phys.
35 (1), 2B, 892–897 (1996).
3. S. Batra, R. Maddox, L. Tran, M. Manning, C. Dannison, and P. Fazan, “Development of polysilicon TFT’s for 16 MB SRAM’s and beyond,” IEEE Trans. Electron Devices,40 (11), 2125 (1993).
4. T. Yamanaka, T. Hashimoto, and N. Hashimoto, “A Polysilicon TFT Technology for High-Performance SRAMs,” Electrochem. Soc. Proc. Thin Film Transistor Technologies, 92–24, 154–1165, 1992.
5. Y. Uemoto, E. Fujii, A. Nakamura, K. Senda, H. Takagi, “A stacked-CMOS cell technology for high-density SRAM’s,” IEEE Transactions on Electron Devices, 39 (10), 2359–2363 (1992).