1. Lasance C J M, den Hertog D., Stehouwer P. (1999) Creation and evaluation of compact models for thermal characterisation using dedicated optimisation software. In: Proceedings of the 15th IEEE Semiconductor Thermal Meas-urement and Management Symposium (SEMI-THERM’99), San Diego, USA, 9-11 March, pp 189–200
2. Farkas G, Poppe A, Kollár E, Stehouwer P (2003) Dynamic Compact Models of Cooling Mounts for Fast Board Level Design. In: Proceedings of the 19th IEEE Semiconductor Thermal Measurement and Management Symposium (SEMI-THERM’03). San Jose, 11–13 March 2003. pp. 255–262.
3. Szabó P, Poppe A, Rencz M Studies on the possibilities of in-line die at-tach characterization of semiconductor devices. In: Proceedings of the 9th Electronics Packaging Technology Conference (EPTC’07), 10-12 December 2007, Singapore, pp. 779–784 (ISBN: 978-1-4244-1324–9)
4. Szabó P, Rencz M, Farkas G, Poppe A. Short time die attach characteri-zation of LEDs for in-line testing application. In: Proceedings of the 8th Electronics Packaging Technology Conference (EPTC’06): Volume One. Singapore, 6-8 December 2008, pp. 360–366 (ISBN: 1-4244-0664–1)
5. JEDEC Standard JESD51-1. Integrated Circuits Thermal Measurement Method – Electrical Test Method (Single Semiconductor Device).
www.jedec.org/sites/default/files/docs/jesd51-1.pdf
(December 1995)