1. B. Brustmann and I. Wegener, “The complexity of symmetric functions in bounded-depth circuits,” Information Processing Letters 25, pp. 217–219, 1987.
2. J. N. Culliney, M. H. Young, T. Nakagawa, and S. Muroga, “Results of the synthesis of optimal networks of AND and OR gates for four-variable switching functions,” IEEE Trans. on Comput., Vol. C-27, No. 1, pp. 76–85, Jan. 1979.
3. J. T. Hastad, Computational Limitations for Small-Depth Circuits, The MIT Press, Cambridge, 1989.
4. M. Karpovsky, “Multilevel logical networks,” IEEE Trans. on Comput., Vol. C-36, No. 2, pp. 215–226, Feb. 1987.
5. E. L. Lawler, “An approach to multilevel Boolean minimization,” Journal of ACM, Vol. 11, No. 3, pp. 283–295, July 1964.