1. D. Dobberpuhl and R. Witek, “A 200 mhz 64b dual-issue cmos microprocessor,” in Proc. IEEE Intl. Solid-State Circuits Conf., pp. 106–107, 1992.
2. Joe G. Xi and Wayne W.M. Dai, “Buffer insertion and sizing under process variations for low power clock distribution,” in Proc. of 32nd Design Automation Conf., June 1995.
3. M.A.B. Jackson, A. Srinivasan, and E.S. Kuh, “Clock routing for high-performance ics,” in Proc. of 27th Design Automation Conf, pp. 573–579, 1990.
4. R.-S. Tsay, “An exact zero-skew clock routing algorithm,” IEEE Trans. on Computer-Aided Design, Vol. 12, No. 3, pp. 242–249, 1993.
5. T.H. Chao, Y.C. Hsu, J.M. Ho, K.D. Boese, and A.B. Kahng, “Zero skew clock net routing,” IEEE Transactions on Circuits and Systems, Vol. 39, No. 11, pp. 799–814, Nov. 1992.