Author:
Papa David A.,Markov Igor L.
Reference24 articles.
1. Burstein M, Youssef MN (1985) Timing influenced layout design. In: DAC, pp 124–130
2. Marquardt A, Betz V, Rose J (2000) Timing-driven placement for FPGAs. Proceedings of FPGA 2000, pp 203–213
3. Swartz W, Sechen C (1995) Timing driven placement for large standard cell circuits. In: DAC, pp 211–215
4. Alpert CJ, Chu C, Villarrubia PG (2007) The coming of age of physical synthesis. In: ICCAD 2007, pp 246–249
5. Jackson MA B, Kuh ES (1989) Performance-driven placement of cell based IC’s. In: DAC, pp 370–375