Author:
Wang Weixun,Mishra Prabhat,Ranka Sanjay
Reference32 articles.
1. D. Burger, T. M. Austin, and S. Bennett. Evaluating future microprocessors: The SimpleScalar tool set. Technical report, University of Wisconsin-Madison, 1996.
2. EEMBC. EEMBC, The Embedded Microprocessor Benchmark Consortium, 2000.
3. A. Gordon-Ross and F. Vahid. Automatic tuning of two-level caches to embedded applications. In Proceedings of Design, Automation and Test Conference in Europe (DATE), pages 208–213, 2004.
4. A. Gordon-Ross, F. Vahid, and N. Dutt. Fast configurable-cache tuning with a unified second-level cache. In Proceedings of International Symposium on Low Power Electronics and Design (ISLPED), pages 323–326, 2005.
5. A. Gordon-Ross, P. Viana, F. Vahid, W. Najjar, and E. Barros. A one-shot configurable-cache tuner for improved energy and performance. In Proceedings of Design, Automation and Test Conference in Europe (DATE), pages 755–760, 2007.