1. L.A. Akers and J.J. Sanchez, “Threshold Voltage Models of Short, Narrow and Small Geometry MOSFET’s: A Review”, Solid-State Electronics, vol. 25, pp. 621–641, July, 1982.
2. P. Antognetti and G. Massobrio (eds.), Semiconductor Device Modelling with SPICE, McGraw-Hill, New York, 1988.
3. J.R. Brews, W. Fichtner, E.H. Nicollian and S.M. Sze, “Generalized guide for MOSFET Miniaturization”, IEEE Electron Device Letters, vol. EDL-1, pp. 2–4, 1980.
4. J.Y. Chen, CMOS Devices and Technology for VLSI, Prentice-Hall, Englewood Cliffs, NJ, 1990.
5. Y-Z. Chen and T-W. Tang, “Computer Simulation of Hot-Carrier Effects in Asymmetric LDD and LDS MOSFET Devices”, IEEE Trans. Electron Devices, vol. 36, pp. 2492–2498, November, 1989.