1. S. Kotani, T. Imamura, and S. Hasuo, “A sub-ns Josephson 4-bit processor,” in Extended Abstr. 1989 Int. Superconductivity Electronics Conf. (ISEC89), Tokyo, pp.381–386, Jun. (1989).
2. Y. Hatano, S. Yano, H. Mori, H. Yamada, M. Hirano, and U. Kawabe, “A 4-bit Josephson data processor with dc output buffer,” in Extended Abstr. 1989 Int. Superconductivity Electronics Conf. (ISEC89), Tokyo, pp.375–380, Jun. (1989).
3. H. Nakagawa, S. Kosaka, I. Kurosawa, M. Aoyagi, Y. Hamazaki, Y. Okada, and S. Takada, “A Josephson 4-bit processor for a prototype computer,” in Extended Abstr. 1989 Int. Superconductivity Electronics Conf. (ISEC89), Tokyo, pp.387–390, Jun. (1989).
4. S. Kotani, A. Inoue, T. Imamura, and S. Hasuo, “A 1GOPS 8b Josephson digital signal processor,” Digest of Technical Papers, 1990 IEEE Int. Solid-State Circuits Conference, pp. 148-149, Feb. (1990).
5. S. Nagasawa, Y. Wada, M. Hidaka, H. Tsuge, I. Ishida, and S. Tahara, “570-ps 13-mW Josephson 1-kbit NDRO RAM,” IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1363–1371, Oct. (1989).