Author:
Jacome Margarida F.,de Veciana Gustavo,Lapinskii Viktor
Reference16 articles.
1. D.C. Burger and J.R. Goodman. Billion-transistor architectures. IEEE Computer, 30(9), 1997.
2. C.M.Chu and J.Rabaey. Hardware selection and clustering in the HYPER synthesis system. In Proc. IEEE European Conference of Design Automation, March 1992.
3. G. de Micheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill, Ine, 1994.
4. D.S.Rao and F.J.Kurdahi. Partitioning by regularity extraction. In Proc. IEEE/ACM Design Automation Conference, June 1992.
5. W. Geurts, F. Catthor, S. Vernalde, and H. DeMan. Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications. Springer Science+Business Media New York, 1997.