1. M. Lajolo, A. Raghunathan, S. Dey, L. Lavagno, and A. Sangiovanni-Vincentelli, “A case study on modeling shared memory access effects during performance analysis of hw/sw systems,” in Proceedings of the 6 th IEEE International Workshop on Hardware/Software Codesign, pp. 117–121, March 1998.
2. M. Lajolo, A. Raghunathan, S. Dey, and L. Lavagno, “An efficient co-simulation based power estimation framework for system-on-chip design,” in Proceedings of the IEEE DATE 2000, pp. 27–34, March 2000.
3. M. Lajolo, A. Raghunathan, S. Dey, and L. Lavagno, “Co-simulation based power estimation for system-on-chip design,” IEEE Transactions on VLSI Systems, vol. 10, pp. 253–266, June 2002.
4. Y. Li and J. Henkel, “A framework for estimating and minimizing energy dissipation of embedded hw/sw systems,” IEEE/ACM 35th. Design Automation Conference (DAC’98) 1998, pp. 188–193, 1998.
5. J. Henkel and Y. Li, “Avalanche: An environment for design space exploration and optimization of low power embedded systems,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2003.