1. Posluszny S et al (1998) Design methodology for a 1.0 GHz micro processor. In: International conference on computer design: VLSI in computers and processors, ICCD 1998, pp 17–23
2. Weste N, Eshrahian K (1992) Principles of CMOS VLSI design-a system perspective, 2nd edn. Addison-Wesley, Reading
3. Blair GM (1992) PLA design for single-clock CMOS. IEEE J Solid State Circ 27(8):1211–1213
4. Oh KI, Kim LS (1994) A high performance low power dynamic PLA with conditional evaluation scheme. Proc IEEE Int Symp Circ Syst 2:881–884
5. Morgenshtein A, Fish A, Wagner IA (2002) Gate-diffusion input (GDI) – a power efficient method for digital combinatorial circuits. IEEE Trans VLSI Syst 10(5):566–581