1. N. Weste, D. Harris, Principles of CMOS VLSI Design, 4th edn. (Addison Wesley, Boston, 2010)
2. C. Spear, SystemVerilog for Verification (Springer, New York, 2008)
3. http://www.mentor.com/products/fv/methodologies/uvm-ovm/cb_dll
4. https://verificationacademy.com/topics/verification-methodology
5. A. Mello, J. Palma, F. Moraes, N. Calazans, MAIA - a framework for networks on chip generation and verification. Proceedings of the Asia and South Pacific design automation conference (ASP-DAC), pp. 49–52, Jan 2005 (Shanghai, China)