1. T. El-Ghazawi, E. El-Araby, M. Huang, K. Gaj, V. Kindratenko, D. Buell, The promise of high-performance reconfigurable computing. IEEE Comput. 41(2), 69–76 (2008)
2. J.L. Hennessy, D.A. Patterson, Computer Architecture: A Quantitative Approach, 5th edn. (Morgan Kaufmann, Waltham, 2012)
3. N. Shirazi, A. Walters, P. Athanas, Quantitative analysis of floating point arithmetic on FPGA-based custom computing machines, in Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines (IEEE, Piscataway, NJ, 1995), pp. 155–162
4. T.A. Cook, L. Louca, W.H. Johnson, Implementation of IEEE single precision floating point addition and multiplication on FPGAs, in Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines (IEEE, Piscataway, NJ, 1996), pp. 107–116
5. J. Arnold, D. Buell, E. Davis, SPLASH2, in Proceedings of ACM Symposium on Parallel Algorithms and Architectures (ACM, New York, NY, 1992), pp. 316–322