1. Liu Y, Irving S, Luk T, Kinzer D (2008) Trends of power packaging and modeling. In: EPTC2008, Singapore (Keynote)
2. Dan K (2009) Trends in analog and power packaging. In: EuroSimE2009, Delft (Keynote)
3. Qian Q, Liu Y, Liu YM, Yang H, Irving S (2006) TO220 package copper stud bumping for flip-chip applications lead frame optimization for reducing trim and form delamination. In: ICEPT 2006, Shanghai
4. Fairchild application report AN-6060 (2007) Guidelines on lead forming, trimming lead length, and heat sink mounting, South Portland, USA, http://www.fairchildsemi.com
5. Harman G (2010) Wire bonding in microelectronics. McGraw Hill