1. ITRS, SIP white paper v9.0 (2009) The next step in assembly and packaging: system level integration in the package (SIP)
2. Liu Y, Irving S, Luk T, Kinzer D (2008) Trends of power electronic packaging and modeling. In: EPTC 2008, Singapore (Keynote)
3. Semiconductor Industry Association (2009) The international technology roadmap for semiconductors (IRTS), 2009 Edition. SEMATECH, Austin [Reprinted with permission]
4. Liu S, Liu Y (2011) Modeling and simulation for microelectronic packaging assembly: manufacture, reliability and testing. Wiley and Chemical Industry Press, Chichester
5. Belytschko T, Liu WK, Moran B (2000) Nonlinear finite elements for continua and structures. Wiley, New York