1. P. Abouzei, R. Leveugle, and G. Saucier. Logic synthesis for automatic layout. In Proceedings of the WG 10.5 IFIP Workshop on Synthesis, Generation and Portability of Library Blocks for ASCIS Design, Grenoble, Prance, pages 139–147, Mar 1992.
2. R. Amann and U. G. Baitinger. New state assignment algorithms for finite state machines using counters and multiple-PLA/ROM structures. In Proc. of the IEEE International Conference on Computer-Aided Design, ICCAD-87, Santa Clara, CA, 1987.
3. P. Andersson and K. Ranerup. Sequential logic extraction from CMOS transistor networks. Technical report, Esprit project BRA 3281,LU/m24/E1/2.
4. M. R. C. M. Berkelaar and J. A. G. Jess. Technology mapping for standard cell generators. In Proceedings of the IEEE International Conference on Computer-Aided Design, ICCAD-88, Santa Clara, CA, 1988.
5. R. K. Brayton et al. Multiple-Level Logic Optimization System. In Proceedings of the IEEE International Conference on Computer-Aided Design, ICCAD-86, Santa Clara, CA, 1986.