1. D. Aurvegne, N. Azemard, D. Deschacht, and M. Robert, “Input waveform slope effects in CMOS delays” IEEE Journal of Solid State Circuits 25(6), pp. 1588–1590, 1990.
2. H. B. Bakoglu, Circuits, interconnections, and packaging for VLSI. Addison-Wesley, 1990.
3. J. R. Burns, “Switching response of complementary-symmetry MOS transistor logic circuits.” RCA Review 25(Dec), pp. 627–661, 1964.
4. V. Chandramouli and K. A. Sakallah, “Modeling the effects of temporal proximity of input transitions on gate propagation delay and transition time” Proceedings 33rd IEEE/ACM Design Automation Conference pp.8 617–622, 1996.
5. F. C. Chang, C. F. Chen, and P. Subramaniam, “An accurate and efficient gate level delay calculator for MOS circuits,” in Proceedings 25th ACM/IEEE Design Automation Conference, 11 pp. 282–287, 1988.