Author:
Lin Pey-Chang Kent,Khatri Sunil P.
Reference4 articles.
1. Hachtel, G., Jacoby, R.: Verification algorithms for vlsi synthesis. IEEE Trans. Computer-Aided Des. 616–640 (1988)
2. Burch, J.R., Clarke, E.M., McMillan, L.K., Dill, D.L.: Symbolic Model Checking:
$1020$
States and Beyond. Inform. Computat. 98(2), 142–170 (1992)
3. Shmulevich, I., Dougherty, E.R.: Probabilistic Boolean Networks: The Modeling and Control of Gene Regulatory Networks, SIAM—Society for Industrial and Applied Mathematics. Philadelphia (2009)
4. Damiani, M.: Nondeterministic finite-state machines and sequential don’t cares. European Design and Test Conference, 1994. EDAC, The European Conference on Design Automation. ETC European Test Conference. EUROASIC, The European Event in ASIC Design, Proceedings, pp. 192–198. (1994)