1. E.S. Kuh, Multichip Modules, World Scientific Publishing Co., Singapore, 1992.
2. T. Damarla, M.J. Chung, W. Su, and G.T. Michael, “Faulty Chip Identification in a Multi-Chip Module System,” Proc. IEEE VISI Test Symposium, 1996, p. 254.
3. A Technical Monograph of the International Society for Hybrid Microelectronics;G Messner,1992
4. Y. Zorian, “A Universal Testability Strategy for Multi-Chip Modules Based on BIST and Boundary Scan,” Proceedings of IEEE Int’l Conf. on Computer Design, Cambridge, 1992, pp. 59–66.
5. IEEE Spectrum;A Flint,1994