1. Alcorn, C., Dworak, D., Haddad, N., Henley, W., and Nixon, P. 1985. Kerf Test Structure Designs for Process and Device Characterization. Solid State Tech. Vol. 5, pp. 229–235.
2. Alvarez, A. R., Stinehelfer, J., Ratnakumar, K. N., Pai, S. Y., Chien, E., Kupec, J. D., Ramirez, R., Gibbs, G., Koh, Y. J., Chinn, J. D., Robins, S. T., Solfest, R. W., and Lutz, R. C. 1989. Tweaking BiCMOS Circuits By Optimizing Device Design. Semiconductor Int. Vol. 5, pp. 226–232.
3. Angst, D. A. and Domitrowich, J. 1987. Trends in Parametric Test Systems. Semiconductor Int. Vol. 9, pp. 173–177.
4. Beall, J. R. 1980. “EBIC Generation, Imaging, and Typical Application.” In Proceedings, Microelectronics Measurement Tech. Seminar, pp. 113–125.
5. Blight, S. 1990. The Role of CV Profiling in Semiconductor Characterization. Solid State Tech. Vol. 4, pp. 175–179.