Author:
Shen Ruijing,Tan Sheldon X.-D.,Yu Hao
Reference16 articles.
1. S. Borkar, T. Karnik, and V. De, “Design and reliability challenges in nanometer technologies,” in Proc. Design Automation Conf. (DAC). IEEE Press, 2004, pp. 75–75.
2. S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, and V. De, “Parameter variations and impact on circuits and microarchitecture,” in Proc. Design Automation Conf. (DAC). IEEE Press, 2003, pp. 338–342.
3. H. Chang and S. S. Sapatnekar, “Full-chip analysis of leakage power under process variations, including spatial correlations,” in Proc. IEEE/ACM Design Automation Conference (DAC), 2005, pp. 523–528.
4. C. Chiang and J. Kawa, Design for Manufacturability. Springer, 2007.
5. P. Friedberg, Y. Cao, J. Cain, R. Wang, J. Rabaey, and C. Spanos, “Modeling within-die spatial correlation effects for process design co-optimization,” in Proceedings of the 6th International Symposium on Quality of Electronic Design, 2005, pp. 516–521.