On-Chip Power Gating Technique
Publisher
Springer New York
Reference44 articles.
1. Donald RH, Gaensslen FH, Rideout VL, Bassous E, LeBlanc AR (1974) Design of ion-implanted MOSFET’s with very small physical dimensions. IEEE J Solid-State Circuits 9(5):256–268 2. Hattori T, Ito M, Irita T, Tamaki S, Yamamoto E, Nishiyama K, Yagi H, Higashida M, Asano H, Hayashibara I, Tatezawa K, Hirose K, Yoshioka S, Tsuchihashi R, Arai N, Akiyama T, Ohno K (2006) A power management scheme controlling 20 power domains for a single chip mobile processor. IEEE international solid-state circuit conference (ISSCC), digest of technical papers, pp 542–543, Feb 2006 3. Chandrakasan AP, Sheng S, Brodersen RW (1992) Low-power CMOS digital design. IEEE J Solid-State Circuits 27(4):473–484 4. Nielsen LS, Niessen C, Sparso J, van Berkel K (1994) Low-power operation using self-timed circuits and adaptive scaling of the supply voltage. IEEE Trans Very Large Scale Integr VLSI Syst 2(4):391–397 5. Gutnik V, Chandrakasan A (1996) An efficient controller for variable supply-voltage low power processing. International symposium on VLSI circuits, digest of technical papers, pp 158–159, June 1996
|
|