1. Itoh K (2001) VLSI memory chip design. Springer, Heidelberg
2. Itoh K, Horiguchi M, Tanaka H (2007) Ultra-low voltage nano-scale memories. Springer, Heidelberg
3. Keeth B, Baker RJ, Johnson B, Lin F (2008) DRAM circuit design: fundamental and high-speed topics, 2nd edn. Wiley-IEEE, San Francisco
4. Kim K (2010) From the future Si technology perspective: challenges and opportunities. IEDM Dig, Dec 2010, pp 1–9
5. Kim WD, Kim JW, Won SJ, Nam SD, Nam BY, Yoo CY, Park YW, Lee SI, Lee MY (2000) Development of CVD-Ru/Ta2O5/CVD-TiN capacitor for multigigabit-scale DRAM generation. Symposium on VLSI technology digest of technical papers, pp 100–101