1. Agrawal SR, Idicula S, Raghavan A, Vlachos E, Govindaraju V, Varadarajan V, Balkesen C, Giannikis G, Roth C, Agarwal N, Sedlar E (2017) A many-core architecture for in-memory data processing. In: MICRO, pp 245–258
2. Barthels C, Loesing S, Alonso G, Kossmann D (2015) Rack-scale in-memory join processing using rdma. In: SIGMOD, pp 1463–1475
3. Damme P, Habich D, Hildebrandt J, Lehner W (2017) Lightweight data compression algorithms: an experimental survey (experiments and analyses). In: EDBT, pp 72–83
4. Dreseler M, Kissinger T, Dürken T, Lüubke E, Uflacker M, Habich D, Plattner H, Lehner W (2017) Hardware-accelerated memory operations on large-scale numa systems. In: ADMS@VLDB
5. FPGA I (2018a) Intel max 10 fpgas – overview. https://www.altera.com/products/fpga/max-series/max-10/overview.html . Accessed 5 Jan 2018