1. Mark D. Aagaard and Miriam E. Leeser. A methodology for reusable hardware proofs. Formal Methods in System Design, 1994. To appear.
2. IFIP Transactions A-32;B. Bose,1993
3. J. Bannur and A. Varma. A VLSI implementation of a square root algorithm. In IEEE Symp. on Comp. Arithmetic, pages 159–165. IEEE Comp. Soc. Press, Washington D.C., 1985.
4. Alberto Camilleri, Mike Gordon, and Tom Melham. Hardware verification using higher-order logic. In D. Borrione, editor, From HDL Descriptions to Guaranteed Correct Circuit Designs. Elsevier, September 1986.
5. Ivan Flores. The Logic of Computer Arithmetic. Prentice Hall, Englewood Cliffs, NJ, 1963.