1. S. Bose and A. Fisher: “Automatic Verification of Synchronous Circuits Using Symbolic Logic Simulation and Temporal Logic”, Proc. IMEC-IFIP Int. Workshop on Applied Formal Methods for Correct VLSI Design, pp.759–764, 1989.
2. M. Browne, E. M. Clarke, D. Dill and B. Mishra: “Automatic Verification of Sequential Circuits using Temporal Logic”, IEEE Trans. on Computer, Vol. C-35, No. 12, pp. 1035–1044, 1986.
3. H. Busch: “Transformational Design in a Theorem Prover”, IFIP Conf. on Theorem Provers in Circuit Design, North-Holland, pp.175–196, 1992.
4. D.C. Cooper: “Theorem Proving in Arithmetic without Multiplication”, Machine Intelligence, No.7, pp. 91–99, 1972.
5. M. J. C. Gordon: “HOL: A Proof Generating System for Higher Order Logic”, in VLSI Specification, Verification and Synthesis, G. Birtwistle and P. A. Subrahmanyam ed-s., Kluwer Academic Publishers, pp.73–128, 1988.