Author:
Grossi A.,Zambelli C.,Olivo P.
Reference37 articles.
1. R. Micheloni et al., Inside NAND Flash Memories (Springer, 2010)
2. C. Lee et al., Multi-level NAND flash memory with 63 nm-node TANOS (Si-Oxide-SiN-Al2O3-TaN) cell structure, in VLSI Symposium Technical Digest (2006), pp. 21–22
3. G. Van Den Bosch, Physics and reliability of 2D and 3D SONOS devices, in IEEE International Memory Workshop (IMW), Tutorial, 18–21 May 2014
4. A. Grossi et al., Bit error rate analysis in charge trapping memories for SSD applications, in IEEE International Reliability Physics Symposium (IRPS), June 2014, pp. MY.7.1–MY.7.5
5. Y. Cai et al., Threshold voltage distribution in MLC NAND flash memory: characterization, analysis, and modeling, in Design, Automation Test in Europe Conference Exhibition (DATE), Mar 2013, pp. 1285–1290
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献