1. The International Technology Roadmap for Semiconductors (ITRS): Design (2011), http://www.itrs.net/Links/2011ITRS/2011Chapters/2011Design.pdf
2. S.K. Saha, Modeling process variability in scaled CMOS technology. IEEE Des. Test Comput. 27(2), 8–16 (2010)
3. P. Bai, C. Auth, S. Balakrishnan, M. Bost, R. Brain, V. Chikarmane, R. Heussner, M. Hussein, J. Hwang, D. Ingerly, R. James, J. Jeong, C. Kenyon, E. Lee, S.-H. Lee, N. Lindert, M. Liu, Z. Ma, T. Marieb, A. Murthy, R. Nagisetty, S. Natarajan, J. Neirynck, A. Ott, C. Parker, J. Sebastian, R. Shaheed, S. Sivakumar, J. Steigerwald, S. Tyagi, C. Weber, B. Woolery, A. Yeoh, K. Zhang, M. Bohr, A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57μm2 SRAM cell, in Proceedings of the IEEE International Electron Devices Meeting (IEDM) (2004), pp. 657–660
4. A. Asenov, S. Kaya, A.R. Brown, Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness. IEEE J. Solid-State Circuits 50(5), 1254–1260 (2003)
5. C.H. Diaz, H.-J. Tao, Y.-C. Ku, A. Yen, K. Young, An experimentally validated analytical model for gate line-edge roughness (LER) effects on technology scaling. IEEE J. Solid-State Circuits 22(6), 287–289 (2001)