1. 3D IC and TSV Report (2007 Edition), Yole development, 2007
2. Advanced IC Packaging (2007 Edition), Electronic Trend Publications, Inc., San Jose, CA
3. Kang U, Chung H, Heo S, Park D, Lee H, Kim JH, Ahn S, Cha S, Ahn J, Kwon D, Lee J, Joo H, Kim W, Jang DH, Kim NS, Choi J, Chung T, Yoo J, Choi JS, Kim C, Jun Y (2010) 8 Gb 3-D DDR3 DRAM using through-silicon-via technology. IEEE J Solid-State Circuits 45(1):111–119
4. Shibata T, Sano E (1990) Characterization of MIS structure coplanar transmission lines for investigation of signal propagation in integrated circuits. IEEE Trans Microw Theory Tech Techniques 38(7):881–890
5. Ott HW (1988) Noise reduction techniques in electronic systems, 2nd edn. Wiley, New York