1. W. Topol et al., Three-dimensional integrated circuits. IBM J. Res. Dev. 50(4/5), 491–506 (2006)
2. C. Ababei, Y. Feng, B. Goplen, H. Mogal, T.P. Zhang, K. Bazargan, S. Sapatnekar, Placement and routing in 3D integrated circuits. IEEE Des. Test Comput. 22(6), 520–531 (2005)
3. S. Im, K. Banerjee, “Full chip thermal analysis of planar (2-D) and vertically integrated (3-D) high performance ICs, in Proceedings of IEEE International Electron Devices Meeting, pp. 727–730, (2000)
4. J. Torresola et al., Density factor approach to representing impact of die power maps on thermal management. IEEE Trans. Adv. Packag. 28(4), 659–664 (2005)
5. J. Cong, J. Wei, Y. Zhang, A thermal-driven floorplanning algorithm for 3D ICs”, in Proceedings of IEEE International Conference on Computer-Aided Design, pp. 306–313 (2004)