1. G. Moore, Cramming more components onto integrated circuits. Electron. 38(8), 114-ff (1965)
2. M. Bohr, The evolution of scaling from the homogeneous era to the heterogeneous era, in IEEE Proceedings of the IEDM. pp.1–6, 2011
3. E. Nowak, Maintaining the benefits of CMOS scaling when scaling bogs down. IBM J. Res. Dev. 46(2–3), 169–180 (2002)
4. Y. Taur, E. Nowak, CMOS devices below 0.1 μm: how high will performance go?, in IEEE Proceedings of the IEDM. pp. 215–218, 1997
5. R. Chau et al., Advanced CMOS transistors in the nanotechnology era for high-performance, low-power logic applications, in IEEE Proceedings of the ICSICT. pp. 26–30, 2004