1. T. D. Friedman and S. C. Yang, “Methods used in an automatic logic design generator (ALERT),” IEEE Transactions on Computers, vol. C-18, pp. 593–614, 1969.
2. S. J. Hong, R. G. Cain, and D. L. Ostapko, “MINI: a heuristic approach for logic minimization,” IBM Journal of Research and Development, vol. 18, pp. 443–458, September 1974.
3. R. Brayton, G. Hachtel, C. McMullen, and A. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis. The Netherlands: Kluwer Academic Publishers, 1985.
4. R. Brayton and C. McMullen, “Synthesis and optimization of multistage logic,” in International Conference on Computer Design, pp. 23–28, IEEE, October 1984.
5. J. Darringer, D. Brand, J. V. Gerbi, W. Joyner, and L. Trevillyan, “LSS: A system for production logic synthesis,” IBM Journal of Research and Development, vol. 28, September 1984.