1. Küsters, K.-H., Enders, G., Meyberg, W., Hasler, B., Higelin, G., Röhl, S., Mühlhoff, H.M. and Müller, W. (1987) “A high density 4Mbit DRAM process using a fully overlapping bitline contact (FOBIC) trench cell”, Symp. on VLSI Technol., Karusawa, Dig. Techn. Papers, 93–94.
2. Richardson, W.F., Bordeion, D.M., Pollack, G.P., Shah, A.H., Malhi, S.D.S., Shichijo, H., Banerjee, S.K., Elahy, M., Womack, R.H., Wang, C.-P., Gallia, J., Davis, H.E. and Chatterjee, P.K. (1985) “A trench transistor cross-point DRAM cell”, Techn. Digest IEDM 1985, 714–717.
3. Lu, N.C.C., Rajeevakumar, T.V., Bronner, G.B., Ginsberg, B., Machesney, B.J. and Sprogis, E.J. (1988) “A buried-trench DRAM cell using a self-aligend epitaxy over trench technology”, Techn. Digest IEDM, 1988, 588–591.
4. Risch, L. (1989), not published
5. Haisma, J. (1988), “SOI technologies: Their past, present and future”, ESSDERC 88, Journ. de Physique, 49, C4, 3–12.