1. T. Hara, K. Fukuda, K. Kanazawa, N. Shibata, K. Hosono, H. Maejima, M. Nakagawa, T. Abe, M. Kojima, M. Fujiu, Y. Takeuchi, K. Amemiya, M. Morooka, T. Kamei, H. Nasu, C.-M. Wang, K. Sakurai, N. Tokiwa, H. Waki, T. Maruyama, S. Yoshikawa, A 146-mm2 8-Gb Multi-level NAND flashmemory with 70-nm CMOS technology. IEEE J. Solid-State Circuits 41, 161–169 (2006)
2. D. Byeon, S.-S. Lee, Y.-H. Lim, J.-S. Park, W. Han, P.-S. Kwak, D.-H. Kim, D.-H. Chae, S.-H. Moon, S. Lee, H.-C. Cho, J.-W. Lee, M.-S. Kim, J.-S. Yang, Y.-W. Park, D.-W. Bae, J.-D. Choi, An 8Gb Multi-Level NAND Flash Memory with 63nm STI CMOS Process Technology, in ISSCC, Digest of Technical Papers, pp. 46–47, San Francisco, 2005
3. K. Takeuchi, Y. Kameda, S. Fujimura, H. Otake, K. Hosono, H. Shiga, Y. Watanabe, T. Futat suyama, Y. Shindo, M. Kojima, M. Iwai, M. Shirakawa, M. Ichige, K. Hatakeyama, S. Tanaka, T. Kamei, J. Fu, A. Cernea, Y. Li, M. Higashitani, A 56nm CMOS 99mm2 8Gb Multi-level NAND Flash Memory with 10MB/s Program Throughput, in ISSCC, Digest of Technical Papers, pp. 507–516, San Francisco, 2006
4. G.M. Borsuk, T. Coffey, Moore’s Law: A Department of Defense Perspective, in Defense Horizons, pp. 1–8, July 2003
5. J. Meindl, Special Issue on Limits of Semiconductor Technology, in Proceedings of IEEE, 89 (3), March 2001