Author:
Micheli Giovanni,Benini Luca,Bogliolo Alessandro
Reference39 articles.
1. L. Benini and G. De Micheli, Dynamic Power Management of Circuits and Systems: Design Techniques and CAD Tools, Kluwer, 1997.
2. L. Benini and G. De Micheli, “Automatic Synthesis of Low-Power Gated-Clock Finite-State Machines,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, no. 6, pp. 630–643, June. 1996.
3. L. Benini, P. Siegel and G. De Micheli, “Automatic Synthesis of Gated Clocks for Power Reduction in Sequential Circuits,” IEEE Design and Test of Computers, pp. 32–40, Dec. 1994.
4. L. Benini, A.Bogliolo, S.Cavallucci and B. Riccò, “Monitoring System Activity for OS-directed Dynamic Power Management,” Proceedings International Symposium on Low-Power Design, 1998.
5. L. Benini, R. Hodgson and P. Siegel, “System-Level Power Estimation and Optimization,” to appear in Proceedings of Int.l Symposium of Low-Power Electronics and Design, 1998.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献