1. Bailey, D.G.: Design for embedded image processing on FPGAs. Wiley, Singapore. ISBN 978-0470828498 (2011)
2. Berschneider, S., Herglotz, C., Reichenbach, M., Fey, D., Kaup, A.: Estimating video decoding energies and processing times utilizing virtual hardware. In: Proceedings of 3PMCES workshop. Design, automation and test in Europe (DATE), pp. 1–2, Dresden, Germany. EDAA (2014)
3. Chang, C., Lu, C., Yang, W.P., Chu, W.C., Yang, C., Hsiung, P.: A sysml based requirement modeling automatic transformation approach. In: 2014 IEEE 38th international computer software and applications conference workshops (COMPSACW), pp. 474–479, Vasteras, Sweden. IEE (2015)
4. Chenini, H., Derutin, J. P., Aufrere, R., Chapuis, R.: Parallel embedded processor architecture for fpga-based image processing using parallel software skeletons. EURASIP J Adv Signal Process. 2013, 153 (2013). doi: 10.1186/1687-6180-2013-153
5. Hartmann, C., Reichenbach, M., Fey, D.: Ipol—a domain specific language for image processing applications. In: Proceedings of the international symposium on international conference on systems, pp. 40–43, Barcelona, Spain. IARIA (2015)