1. Parihar, A., Nakhate, S.: High-speed high-throughput VLSI architecture for RSA montgomery modular multiplication with efficient format conversion. J. Inst. Eng. (India): Ser. B 100, 217–222 (2019)
2. Cao, T., Liu, Y.J., Jiang, J., Zhang, Q., Lin, C., Yang, D., Zhou, J.: Frequency multiplier-based millimeter-wave vector signal transmitter using digital predistortion with constrained feedback bandwidth. IEEE Trans. Microw. Theory Tech. 68(5), 1819–1829 (2020)
3. Mariya Priyadarshini, K., Ernest Ravindran, R.S., Atindra Chandra Sekhar, M., Sai Kalyan, P.J.V., Rahul, G.: A high-speed precision-controllable approximate 16 bit multiplier. Int. J. Adv. Sci. Technol. 28(20), 31–41 (2019)
4. Ernest Ravindran, R.S., Priyadarshini, K.M., Sai, A.T., Shiny, P., Sabeena, S.: Design of finite field multiplier for efficient data encryption. Int. J. Adv. Sci. Technol. 28(20), 42–52 (2019)
5. Shajin, F.H., Rajesh, P., Raja, M.R.: An efficient VLSI architecture for fast motion estimation exploiting zero motion prejudgment technique and a new quadrant-based search algorithm in HEVC. Circuits Syst. Signal Process. 41, 1–24 (2022)