Three-level pipelined multi-resolution integer motion estimation engine with optimized reference data sharing search for AVS-Reference-Cited by-同舟云学术

Three-level pipelined multi-resolution integer motion estimation engine with optimized reference data sharing search for AVS

Published:2018-05-17 Issue:1 Volume:15 Page:43-55
ISSN:1861-8200
Container-title:Journal of Real-Time Image Processing
language:en
Short-container-title:J Real-Time Image Proc

Author:

Huang Xiaofeng,Wei Kaijin,Yin Haibing,Zhu Chuang,Jia Huizhu,Xie Don

Funder

National Natural Science Foundation of China

Beijing Natural Science Foundation

Publisher

Springer Science and Business Media LLC

Subject

Information Systems

Link

http://link.springer.com/article/10.1007/s11554-018-0789-5/fulltext.html

Reference26 articles.

1. ITUT Recommendation and International Standard of Joint Video Specification. ITU-T Rec. H.264/ ISO/ IEC 14496-10 AVC. (2005)

2. Information technology–Advanced coding of audio and video–Part 2: Video. AVS Standard Draft (2005)

3. Chen, T.-C., Tsai, C.-Y., Huang, Y.-W., Chen, L.-G.: Single reference frame multiple current macroblocks scheme for multiple reference frame motion estimation in H.264/AVC IEEE Trans. Circuits Syst. Video Technol. 17(2), 242–247 (2007)

4. Tourapis, A.M.: Enhanced predictive zonal search for single and multiple frame motion estimation. Proc. SPIE Vis. Commun. Image Process. 4671, 1069–1079 (2002)

5. Chen, C.-Y., Huang, C.-T., Chen, Y.-H., Chen, L.-G.: Level C + data reuse scheme for motion estimation with corresponding coding orders. IEEE Trans. Circuits Syst. Video Technol. 16(4), 553–558 (2006)

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Parallelized RDOQ Algorithm and Fully Pipelined Hardware Architecture for AVS3 Video Coding;IEEE Transactions on Circuits and Systems for Video Technology;2024-07

2. An Improved Hardware Architecture for Integer-Pixel Motion Estimation in AVS3;2023 IEEE International Conference on Consumer Electronics (ICCE);2023-01-06

3. High-quality Hardware Integer Motion Estimation for HEVC/H.265 Encoder;IEICE Transactions on Electronics;2019-12-01

4. Special issue: Design and architectures for real-time signal and image processing;Journal of Real-Time Image Processing;2018-05-25