Author:
Mattavelli Marco,Janneck Jorn W.,Raulet Mickaël
Publisher
Springer International Publishing
Reference72 articles.
1. A. Ab Rahman, A. Prihozhy, M. Mattavelli: Pipeline Synthesis and Optimization of FPGA-based Video Processing Applications with CAL, Eurasip Journal on Image and Video Processing, 2011, 2011:19, http://jivp.eurasipjournals.com/content/2011/1/19 .
2. Actors FP7 project: http://www.actors-project.eu
3. V. Agarwal, M. S. Hrishikesh, S. W. Keckler, and D. Burger. 2000. Clock rate versus IPC: the end of the road for conventional microarchitectures. SIGARCH Comput. Archit. News 28, 2 (May 2000), 248–259.
4. E. Bezati, R. Thavot, G. Roquier, M. Mattavelli: High-Level Data Flow Design of Signal Processing Systems for reconfigurable and multi-core heterogeneous platforms, Journal of Real Time Image Processing, 2012.
5. S.S. Bhattacharyya, G. Brebner, J.W. Janneck, J. Eker, C. von Platen, M. Mattavelli, and M. Raulet: OpenDF: a dataflow toolset for reconfigurable hardware and multicore systems. SIGARCH Comput. Archit. News 36(5), 29–35 (2008). https://doi.org/10.1145/1556444.1556449
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. End-to-End Neural Video Coding Using a Compound Spatiotemporal Representation;IEEE Transactions on Circuits and Systems for Video Technology;2022-08
2. Dynamic Dataflow Graphs;Handbook of Signal Processing Systems;2018-10-14
3. Integrated Modeling Using Finite State Machines and Dataflow Graphs;Handbook of Signal Processing Systems;2018-10-14