1. Bernard, F., & Diorio, C. (2006). Patent No. 7145370. USA.
2. Clark, D. (2009, May 28). Sandisk, Samsung forge patent deal. Retrieved from Wall Street Journal http://www.wsj.com/articles/SB124343824782558893
3. De Vries, A., & Ma, Y. (2007). A logical approach to NVM integration in SOC design. Electronic Design News, 73–80.
4. Dickson, J. (1976). On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique. IEEE Journal of Solid State Circuits, 11, 374–378.
5. Gregori, S., Carini, A. K., & Torelli, G. (2003). On-chip error correcting techniques for new-generation flash memories. Proceedings of the IEEE, 91(4), 602–616.