Author:
Ueda Kunihiro,Dohi Keisuke,Shibata Yuichiro
Publisher
Springer International Publishing
Reference8 articles.
1. Heiner, J., Sellers, B., Wirthlin, M., Kalb, J.: FPGA partial reconfiguration via configuration scrubbing. In: Proceedings of the International Conference on Field Programmable Logic and Applications (FPL 2009), pp. 99–104 (2009)
2. Heron, J.P., Woods, R.F.: Architectural strategies for implementing an image processing algorithm on XC6000 FPGA. In: Proceedings of the International Workshop on Field-Programmable Logic and Applications (FPL 1996). Lecture Notes in Computer Science, vol. 1142, pp. 317–326 (1996)
3. Hori, Y., Satoh, A., Sakane, H., Toda, K.: Bitstream encryption and authentication with AES-GCM in dynamically reconfigurable systems. In: Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL 2008), pp. 23–28 (2008)
4. Intel: Partially Reconfiguring a Design on Intel Stratix 10 GX FPGA Development Board, AN-825 (2017). http://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/an/an825.pdf
5. Kawai, H., Yamaguchi, Y., Yasunaga, M., Glette, K., Torresen, J.: An adaptive pattern recognition hardware with on-chip shift register-based partial reconfiguration. In: Proceedings of the International Conference on Field-Programmable Technology (FPT 2008), pp. 169–176 (2008)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献