Author:
Mitani Hidenori,Matsubara Ken
Publisher
Springer International Publishing
Reference16 articles.
1. W.M. Chen, C. Swift, D. Roberts, K. Forbes, J. Higman, B. Maiti, W. Paulson, K.T. Chang, A novel flash memory device with split gate source side injection and ONO charge storage stack (SPIN). in Symposium on VLSI Technology, pp. 63–64 (1997)
2. F. Ito, Y. Kawashima, T. Sakai, Y. Kanamaru, Y. Ishii, M. Mizuno, T. Hashimoto, T. Ishimaru, T. Mine, N. Matsuzaki, H. Kume, T. Tanaka, Y. Shinagawa, T. Toya, K. Okuyama, K. Kuroda, K. Kubota, A novel MNOS technology using gate hole injection in erase operation for embedded nonvolatile memory applications. in Symposium on VLSI Technology, pp. 80–81 (2004)
3. T. Kono, T. Ito, T. Tsuruda, T. Nishiyama, T. Nagasawa, T. Ogawa, Y. Kawashima, H. Hidaka, T. Yamauchi, 40 nm embedded SG-MONOS flash macros for automotive with 160 MHz random access for code and endurance over 10 M cycles for data. in ISSCC Digest of Technical Papers, pp. 212–214 (2013)
4. T. Kono, T. Ito, T. Tsuruda, T. Nishiyama, T. Nagasawa, T. Ogawa, Y. Kawashima, H. Hidaka, T. Yamauchi, 40-nm embedded split-gate MONOS (SG-MONOS) flash macros for automotive with 160-MHz random access for code and endurance over 10 M cycles for data at the junction temperature of 170 °C. IEEE J. Solid-State Circuits 49(1), 154–166 (2014)
5. B. Eitan, P. Pavan, I. Bloom, E. Aloni, A. Frommer, D. Finzi, Can NROM, a 2-bit, trapping storage NVN cell, give a real challenge to floating date cells. in International Conference on Solid State Devices and Materials, pp. 522–524 (1999)