Publisher
Springer International Publishing
Reference18 articles.
1. M. Abramovici, P. Bradley, K. Dwarkanath, P. Levin, G. Memi, D. Miller, A reconfigurable design-for-debug infrastructure for SoCs, in Proceedings of the 43rd Design Automation Conference (DAC 2006). (ACM/IEEE, 2006), pp. 7–12
2. K. Basu, P. Mishra, Efficient trace signal selection for post silicon validation and debug, in 24th International Conference on VLSI Design (2011), pp. 352 –357
3. M. Boule, J. Chenard, Z. Zilic, Adding debug enhancements to assertion checkers for hardware emulation and silicon debug, in International Conference on Computer Design. (IEEE Computer Society, 2006), pp. 294–299
4. A. Carbine, D. Feltham, Pentium Pro processor design for test and debug. IEEE Des. Test Comput. 15(3), 77–82 (1998)
5. D. Chatterjee, C. McCarter, V. Bertacco, Simulation-based signal selection for state restoration in silicon debug. ICCAD 2011, 595–601 (2011)