Author:
Charles Subodha,Mishra Prabhat
Publisher
Springer International Publishing
Reference42 articles.
1. A. Sodani, R. Gramunt, J. Corbal, H.-S. Kim, K. Vinod, S. Chinthamani, S. Hutsell, R. Agarwal, Y.-C. Liu, Knights landing: second-generation intel xeon phi product. IEEE MICRO 36(2), 34–46 (2016)
2. Y. Hoskote, S. Vangal, A. Singh, N. Borkar, S. Borkar, A 5-ghz mesh interconnect for a teraflops processor. IEEE Micro 27(5), 51–61 (2007)
3. D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J.F. Brown III, A. Agarwal, On-chip interconnection architecture of the tile processor. IEEE MICRO 27(5), 15–31 (2007)
4. Intel. 2015b. Intel Xeon Phi Coprocessor x100 Product Family Specification Update, www.intel.com/content/dam/www/public/us/en/documents/specification-updates/xeon-phi-coprocessor-specification-update.pdf
5. AMD. 2009. Revision Guide for AMD Athlon 64 and AMD Opteron Processors, http://support.amd.com/TechDocs/25759.pdf